User contributions
From Nesdev wiki
(newest | oldest) View (newer 50 | older 50) (20 | 50 | 100 | 250 | 500)
- 16:03, 18 December 2020 (diff | hist) . . (0) . . m UM6561 pinout (typo) (current)
- 15:58, 18 December 2020 (diff | hist) . . (0) . . UM6561 pinout (typo)
- 17:46, 7 December 2020 (diff | hist) . . (+447) . . N Talk:INES Mapper 045 (Wrong description) (current)
- 16:50, 7 December 2020 (diff | hist) . . (+106) . . NES 2.0 Mapper 266 (current)
- 16:43, 7 December 2020 (diff | hist) . . (0) . . N File:City fighter 4 dac audio.png (current)
- 14:11, 7 December 2020 (diff | hist) . . (0) . . NES 2.0 Mapper 266 (Fixed bugs in description)
- 13:20, 7 December 2020 (diff | hist) . . (+230) . . N Talk:NES 2.0 Mapper 266 (Questions) (current)
- 14:28, 27 November 2020 (diff | hist) . . (0) . . User:Lidnariq/Known PPU revisions (Missmatched pins) (current)
- 12:49, 27 November 2020 (diff | hist) . . (+350) . . N User talk:Lidnariq/Known PPU revisions (TA-02NP 50/60Hz switch doubt)
- 02:47, 26 November 2020 (diff | hist) . . (+31) . . Tricky-to-emulate games (+Fushigi no Umi no Nadia)
- 10:17, 24 November 2020 (diff | hist) . . (+22) . . INES Mapper 156 (+Koko Adventure) (current)
- 15:12, 23 November 2020 (diff | hist) . . (+840) . . N Talk:NES 2.0 Mapper 292 (Wrong description?) (current)
- 13:10, 23 October 2020 (diff | hist) . . (+104) . . NES 2.0 Mapper 525 (+url to PCB images)
- 10:15, 19 October 2020 (diff | hist) . . (+109) . . INES Mapper 168 (Added link to schematic) (current)
- 10:12, 19 October 2020 (diff | hist) . . (+945) . . MMC3 pinout (Added yet another MMC3's pinout: 7803 9102) (current)
- 07:06, 19 October 2020 (diff | hist) . . (+20) . . Bandai M60001-0115P pinout (+category tag) (current)
- 14:05, 14 October 2020 (diff | hist) . . (+115) . . SP-80 pinout (+1818P) (current)
- 12:11, 14 October 2020 (diff | hist) . . (+196) . . Talk:NES 2.0 Mapper 554 (current)
- 01:01, 13 October 2020 (diff | hist) . . (+56) . . Hardware pinout (Added reference to not yet known Huang-1/2 chips) (current)
- 12:53, 5 October 2020 (diff | hist) . . (-1) . . User:Lidnariq/Known PPU revisions (misspell)
- 01:28, 3 October 2020 (diff | hist) . . (+99) . . User:Lidnariq/Known PPU revisions (+PPU=KC-6078)
- 01:27, 3 October 2020 (diff | hist) . . (+102) . . User:Lidnariq/Known CPU revisions (current)
- 01:23, 3 October 2020 (diff | hist) . . (0) . . N File:PPU=KC-6078.jpg (current)
- 01:22, 3 October 2020 (diff | hist) . . (0) . . N File:CPU=KC-6005.jpg (current)
- 17:50, 8 September 2020 (diff | hist) . . (-6) . . MMC3 pinout (fixed few incorrect pins in "88", fixed swapped WRAM +CE and /WE in 9112 and confirmed WRAM /CE to be OK)
- 01:24, 24 August 2020 (diff | hist) . . (0) . . m BU3266 / BU3270 pinout (Krzysiobal moved page BU3270S pinout to BU3266 / BU3270 pinout) (current)
- 01:24, 24 August 2020 (diff | hist) . . (+36) . . N BU3270S pinout (Krzysiobal moved page BU3270S pinout to BU3266 / BU3270 pinout) (current)
- 01:17, 24 August 2020 (diff | hist) . . (+80) . . Hardware pinout (+FPA-PAL-S01 link)
- 01:16, 24 August 2020 (diff | hist) . . (+719) . . N FPA-PAL-S01 pinout (Created page with "Present in NES FOUR Score, PAL Version .---v---. P2 CLk <- |01 22| -- +5V P2 D0 -> |02 21| <- /4P (LOW) or 2P (HIGH) P3 CLK <- |03 20| -> P1 CLK P3...") (current)
- 00:57, 24 August 2020 (diff | hist) . . (+44) . . BU3266 / BU3270 pinout (Fixed direction of INP0 & INP1)
- 00:57, 23 August 2020 (diff | hist) . . (+29) . . Hardware pinout (+BU3270S)
- 00:56, 23 August 2020 (diff | hist) . . (+29) . . N GMNFC 01 OKI pinout (Krzysiobal moved page GMNFC 01 OKI pinout to GMNFC 01 pinout) (current)
- 00:56, 23 August 2020 (diff | hist) . . (0) . . m GMNFC 01 pinout (Krzysiobal moved page GMNFC 01 OKI pinout to GMNFC 01 pinout) (current)
- 00:55, 23 August 2020 (diff | hist) . . (+5,713) . . N GMNFC 01 pinout (Created page with " +-------+ +5V -- / 001 128 \ -- GND...")
- 00:53, 23 August 2020 (diff | hist) . . (+824) . . N BU3266 / BU3270 pinout (Created page with "Custom Nintendo PIO chip found in the New Famicom (HVC-101). This replace the U3 (139), and the U7/U8 (368). .---v---. GND -- |01 32| -- +5V NC ?? |02...")
- 14:16, 20 July 2020 (diff | hist) . . (+67) . . Hardware pinout (+pt8154)
- 14:14, 20 July 2020 (diff | hist) . . (+612) . . N PT8154 pinout (Created page with " .--\/--. CHR A10 <- |01 28| -- VCC PPU A12 -> |02 27| -> CHR A16 PPU A11 -> |03 26| -> CHR A11 PPU A10 -> |04 25| <- CPU D3 CHR A13 <- |05 24|...") (current)
- 09:33, 23 June 2020 (diff | hist) . . (+37) . . PPU registers (→Data ($2007) read/write: - nobody mentioned that playing with PPUADDR also clobberts the internal bits that PPUCTRL[1..0] controls.)
- 18:14, 20 May 2020 (diff | hist) . . (+40) . . NES 2.0 Mapper 383 (+Category:Mappers triggering on reads) (current)
- 16:09, 20 May 2020 (diff | hist) . . (+41) . . MMC4 (+Category:Mappers triggering on reads) (current)
- 16:09, 20 May 2020 (diff | hist) . . (+41) . . MMC2 (+Category:Mappers triggering on reads) (current)
- 16:07, 20 May 2020 (diff | hist) . . (+41) . . NES 2.0 Mapper 355 (+Category:Mappers triggering on reads)
- 16:05, 20 May 2020 (diff | hist) . . (+40) . . NES 2.0 Mapper 554 (+Category:Mappers triggering on reads) (current)
- 16:04, 20 May 2020 (diff | hist) . . (+79) . . N Category:Mappers triggering on reads (Created page with "The following mappers take action on CPU/PPU reads Category:Mappers") (current)
- 15:58, 20 May 2020 (diff | hist) . . (-494) . . NES 2.0 Mapper 554 (KS-201 pinout redirection)
- 15:56, 20 May 2020 (diff | hist) . . (+176) . . Hardware pinout
- 15:55, 20 May 2020 (diff | hist) . . (0) . . m SHARP IX0043AE pinout (Krzysiobal moved page SHARP IX0043AE to SHARP IX0043AE pinout) (current)
- 15:55, 20 May 2020 (diff | hist) . . (+35) . . N SHARP IX0043AE (Krzysiobal moved page SHARP IX0043AE to SHARP IX0043AE pinout) (current)
- 15:53, 20 May 2020 (diff | hist) . . (+358) . . N SHARP IX0043AE pinout (Created page with "SHARP IX0043AE: 16-pin DIP 0.3 .---v---. EYE2+ <- |01 16| -- +5V EYE2- <- |02 15| <- /RESET |03 14| -> EYE1- |04 13| -> EYE1+...")
- 15:50, 20 May 2020 (diff | hist) . . (+565) . . N KS-201 pinout (Created page with "National Semiconductor KS-201: 28-pin DIP .-\_/-. CPU M2 -> |01 28| -- +5V CPU A1 -> |02 27| -> PRG A13 CPU A2 -> |03 26| -> PRG A14 CPU A3...")
(newest | oldest) View (newer 50 | older 50) (20 | 50 | 100 | 250 | 500)