User contributions
From Nesdev wiki
(newest | oldest) View (newer 50 | older 50) (20 | 50 | 100 | 250 | 500)
- 09:13, 14 April 2021 (diff | hist) . . (+69) . . m Emulator tests (Clarify why my emulator was used for the "known good" log - kevtris used it when he was writing the test, and its debug output is also reasonably detailed) (current)
- 20:54, 6 April 2021 (diff | hist) . . (+8) . . m Famicom Network System (for completeness, repeat the "$0027 = ~33ms" here)
- 20:46, 6 April 2021 (diff | hist) . . (+1) . . m PPU scrolling (→Tile and attribute fetching) (current)
- 20:38, 6 April 2021 (diff | hist) . . (+2) . . m PPU scrolling (→Register controls: Also change "=" to "<-" to more clearly express that the values are being transferred (already updated the others above but missed these two))
- 20:35, 6 April 2021 (diff | hist) . . (+128) . . PPU scrolling (→Register controls: Adjust the diagrams for the various writes - order them ABCDEFGH (instead of HGFEDCBA) and mark unused bits. For the H/V updates, label the various bits according to their logical positions rather than their literal locations)
- 12:13, 26 March 2021 (diff | hist) . . (+50) . . m Colour emphasis (explain why they become unplayable) (current)
- 14:19, 24 March 2021 (diff | hist) . . (+86) . . m Mapper (→Common capabilities: mention Konami's ASIC mappers too) (current)
- 14:59, 23 March 2021 (diff | hist) . . (+27) . . m PPU pin out and signal description
- 14:57, 23 March 2021 (diff | hist) . . (+100) . . m PPU pin out and signal description (Then again, I suppose it could go either way...)
- 14:56, 23 March 2021 (diff | hist) . . (+82) . . PPU pin out and signal description (→Signal description: A dual-PPU system would have no use for genlock, but if you're using $2000.6 and the EXT pins then you'd absolutely want to keep them perfectly synchronized with each other)
- 14:32, 23 March 2021 (diff | hist) . . (-19) . . m PPU pin out and signal description (→Signal description: siliconpr0n has a top-layer image of an RP2C04-0003, and EXT3 is connected directly to GND inside the chip.)
- 20:04, 18 February 2021 (diff | hist) . . (+60) . . VRC7 pinout (Visual analysis confirms that pin 48 *is* derived solely from pins 1 and 2, but it's hard to tell exactly what's going on.) (current)
- 11:55, 17 February 2021 (diff | hist) . . (+6) . . J.Y. Company ASIC (Yes, the title screen actually says "PEPOLE) (current)
- 10:21, 21 January 2021 (diff | hist) . . (+5) . . m CPU Test Mode
- 10:20, 21 January 2021 (diff | hist) . . (+4) . . m CPU Test Mode (The bottom 5 bits of W$401A don't set the "instant phase" - they set the state of the triangle's Sequencer (i.e. $07 and $18 will result in the same effective output))
- 09:58, 21 January 2021 (diff | hist) . . (+35) . . CPU Test Mode (Setting $401A.7 makes the pulse and noise channels output their current volume (even if disabled via length counter), pauses the triangle channel's counter, and stops DPCM from counting up or down)
- 09:01, 3 December 2020 (diff | hist) . . (+101) . . Family Computer Disk System (→Hardware: Clean this up a bit) (current)
- 20:54, 26 November 2020 (diff | hist) . . (0) . . m PPU palettes (→2C04: 2C04 is a PPU, not a CPU) (current)
- 09:58, 9 November 2020 (diff | hist) . . (-3) . . m NSF (current)
- 09:51, 9 November 2020 (diff | hist) . . (-10) . . m Visual circuit tutorial (current)
- 09:47, 9 November 2020 (diff | hist) . . (-19) . . m Errata (current)
- 09:46, 9 November 2020 (diff | hist) . . (-26) . . m APU (current)
- 06:59, 9 November 2020 (diff | hist) . . (-5) . . m MMC3
- 06:54, 9 November 2020 (diff | hist) . . (-12) . . m PPU registers (Bulleted lists shouldn't have blank lines between entries, otherwise each entry is rendered as its own distinct list)
- 14:20, 11 October 2020 (diff | hist) . . (+313) . . m Cycle counting (some extra details - explain RMW, and clarify that stack PUSH takes 1 extra cycle and stack POP takes two extra cycles)
- 07:32, 2 October 2020 (diff | hist) . . (+6) . . m CPU pin out and signal description (→Signal description: clarify that the actual duty cycle is 15/24, which happens to simplify to 5/8) (current)
- 08:42, 25 September 2020 (diff | hist) . . (+3) . . m PPU OAM (→Dynamic RAM decay)
- 22:05, 5 September 2020 (diff | hist) . . (0) . . m VRC7 pinout (the data pins are bidirectional, presumably only for debug mode)
- 07:18, 1 September 2020 (diff | hist) . . (+89) . . PPU palettes (→RC2C03B: clarify "color bits 0-1 are 01")
- 14:53, 4 August 2020 (diff | hist) . . (+174) . . Talk:Stack (current)
- 14:53, 4 August 2020 (diff | hist) . . (0) . . Stack (→Pulling values: fix comments to match code) (current)
- 21:14, 5 July 2020 (diff | hist) . . (0) . . m J.Y. Company ASIC (→Example Games: typo)
- 11:10, 25 June 2020 (diff | hist) . . (+2) . . m Emulator tests (change links to HTTPS; I also just updated the formatting of the "PPU" column)
- 15:47, 20 May 2020 (diff | hist) . . (+364) . . Talk:Bandai FCG board (current)
- 15:35, 20 May 2020 (diff | hist) . . (+431) . . Talk:Bandai FCG board
- 09:42, 20 May 2020 (diff | hist) . . (+60) . . m Talk:Bandai FCG board
- 09:41, 20 May 2020 (diff | hist) . . (+701) . . Talk:Bandai FCG board
- 07:19, 13 May 2020 (diff | hist) . . (+45) . . m Visual 2C02 (→Navigation (section 6)) (current)
- 07:18, 13 May 2020 (diff | hist) . . (+106) . . Visual 2C02 (→Navigation (section 6))
- 15:21, 7 May 2020 (diff | hist) . . (+6) . . m Visual 2C02 (→Navigation (section 6))
- 15:13, 7 May 2020 (diff | hist) . . (+523) . . Visual 2C02 (→Section overview: update documentation)
- 14:55, 7 May 2020 (diff | hist) . . (0) . . File:Visual 2C02 sections.jpeg (Quietust uploaded a new version of File:Visual 2C02 sections.jpeg) (current)
- 07:37, 7 May 2020 (diff | hist) . . (+2) . . m Visual 2C02 (https)
- 07:36, 7 May 2020 (diff | hist) . . (+418) . . Visual 2C02 (the "unused box" is actually used now - it shows the pixels being rendered, using an RGB palette (though it doesn't emulate Emphasis yet))
- 20:31, 24 April 2020 (diff | hist) . . (0) . . m User:Lidnariq/Known PPU revisions
- 21:14, 17 April 2020 (diff | hist) . . (+1) . . m APU DMC (form -> forum)
- 20:16, 9 April 2020 (diff | hist) . . (+51) . . m APU Noise (clarify: in early chips, the Mode flag didn't even '''exist''', so there was nothing to "ignore")
- 10:31, 9 April 2020 (diff | hist) . . (+118) . . NTSC video (→Scanline Timing: add an image to better visualize the scanline timing tables) (current)
- 10:29, 9 April 2020 (diff | hist) . . (+27) . . File:Ntsc video timing.png (current)
- 10:29, 9 April 2020 (diff | hist) . . (0) . . File:Ntsc video timing.png (Quietust uploaded a new version of File:Ntsc video timing.png)
(newest | oldest) View (newer 50 | older 50) (20 | 50 | 100 | 250 | 500)
