Difference between revisions of "CPU"

From Nesdev wiki
Jump to navigationJump to search
(New article linked)
Line 6: Line 6:
* [[CPU_memory_map|CPU memory map]]
* [[CPU_memory_map|CPU memory map]]
* [[CPU_power_up_state|CPU power-up state]]
* [[CPU_power_up_state|CPU power-up state]]
* [[CPU_registers|CPU registers]]
* [[CPU_status_flag_behavior|CPU status flag behavior]]
* [[CPU_status_flag_behavior|CPU status flag behavior]]
* [[CPU interrupts]]
* [[CPU interrupts]]

Revision as of 09:12, 20 February 2015

The NES CPU core is based on the 6502 processor and runs at approximately 1.79 MHz (1.66 MHz in a PAL NES). It is made by Ricoh and lacks the MOS6502's decimal mode. In the NTSC NES, the RP2A03 chip contains the CPU and APU; in the PAL NES, the CPU and APU are contained within the RP2A07 chip.


CPU signals and frequencies

The CPU generates its clock signal by dividing the master clock signal.

Rate NTSC NES/Famicom PAL NES PAL Famiclone
Color subcarrier frequency fsc (exact) 39375000/11 Hz 4433618.75 Hz 4433618.75 Hz
Color subcarrier frequency fsc (approx.) 3.579545 MHz 4.433619 MHz 4.433619 MHz
Master clock frequency 6fsc 21.477272 MHz 26.601712 MHz 26.601712 MHz
Clock divisor d 12 16 15
CPU clock frequency 6fsc/d 1.789773 MHz (~559 ns per cycle) 1.662607 MHz (~601 ns per cycle) 1.773448 MHz (~564 ns per cycle)


  • Kevtris has confirmed that all illegal 6502 opcodes execute identically on the 2A03/2A07. He has even went as far as to integrate them into the CopyNES BIOS.
  • Every cycle on 6502 is either a read or a write cycle.
  • A printer friendly version covering all section is available here.

See also