Difference between revisions of "Talk:6264 static RAM"

From Nesdev wiki
Jump to navigationJump to search
m (Protected "Talk:6264 static RAM": Domain migration ([Edit=Allow only administrators] (indefinite)))
 
(8 intermediate revisions by 5 users not shown)
Line 1: Line 1:
== More pinouts for different sizes of 62* SRAM's ==
+
{| style="margin: 1em 10%; border: 2px solid #800000; font-size: 200%"
 +
| Nesdev is moving to [//nesdev.org nesdev.org]!
  
 
+
This page is now at https://wiki.nesdev.org/w/index.php/{{FULLPAGENAMEE}}
Some extra pinouts for SRAMs:
+
|}
62256 is identical except for the !CS2 input and NC becoming address lines.  This is to make address expansion of a board design almost trivial using inverters as half of an address decoder (other half is !CS input).<br><br>
 
CY62256 SRAM (28 pins, 1-14,28-15) Note that the Ax and Dx line order doesn't really matter.<br>
 
A5        +5V<br>
 
A6        !WE<br>
 
A7        A4<br>
 
A8        A3<br>
 
A9        A2<br>
 
A10      A1<br>
 
A11      !OE<br>
 
A12      A0<br>
 
A13      !CS<br>
 
A14      D7<br>
 
D0        D6<br>
 
D1        D5<br>
 
D2        D4<br>
 
Gnd      D3<br>
 
<br>
 
62512 SRAM (32 pins, 1-16, 32-17)<br>
 
A18      +5V<br>
 
A16      A15<br>
 
A14      A17<br>
 
A12      /WE<br>
 
A7        A13<br>
 
A6        A8<br>
 
A5        A9<br>
 
A4        A11<br>
 
A3        /OE<br>
 
A2        A10<br>
 
A1        /CS<br>
 
A0        D7<br>
 
D0        D6<br>
 
D1        D5<br>
 
D2        D4<br>
 
Gnd      D3<br>
 
<br>
 
621024 SRAM (32 pins, 1-16, 32-17)<br>
 
NC      +5V<br>
 
A16      A15<br>
 
A14      CS2<br>
 
A12      /WE<br>
 
A7        A13<br>
 
A6        A8<br>
 
A5        A9<br>
 
A4        A11<br>
 
A3        /OE<br>
 
A2        A10<br>
 
A1        /CS1<br>
 
A0        D7<br>
 
D0        D6<br>
 
D1        D5<br>
 
D2        D4<br>
 
Gnd      D3<br>
 
<br>
 
LY6220488 TSOP-package SRAM (44 pins, 1-22, 23-44)<br>
 
A4        A5<br>
 
A3        A6<br>
 
A2        A7<br>
 
A1        !OE<br>
 
A0        CS2<br>
 
!CS      A8<br>
 
NC        NC<br>
 
NC        NC<br>
 
D0        D7<br>
 
D1        D6<br>
 
+5V      Gnd<br>
 
Gnd      +5V<br>
 
D2        D5<br>
 
D3        D4<br>
 
NC        NC<br>
 
A20      NC<br>
 
!WE      A9<br>
 
A19      A10<br>
 
A18      A11<br>
 
A17      A12<br>
 
A16      A13<br>
 
A15      A14<br>
 
<br>
 
DS1249Y/AB SRAM (32 pins, 1-16, 32-17) Note that this is equivalent to 622048 but AFAICT, no one makes those.<br>
 
NC        +5V<br>
 
A16      A15<br>
 
A14      A17<br>
 
A12      !WE<br>
 
A7        A13<br>
 
A6        A8<br>
 
A5        A9<br>
 
A4        A11<br>
 
A3        !OE<br>
 
A2        A10<br>
 
A1        !CS<br>
 
A0        D7<br>
 
D0        D6<br>
 
D1        D5<br>
 
D2        D4<br>
 
Gnd      D3<br>
 
<br>
 
DS1250Y/AB SRAM (32 pins, 1-16, 32-17) Note that this is equivalent to 624096 but AFAICT, no one makes those. These are $47 at Maxim's site as of time I last checked!  The 1251 is also a 4Mb part, BTW.<br>
 
A18      +5V<br>
 
A16      A15<br>
 
A14      A17<br>
 
A12      !WE<br>
 
A7        A13<br>
 
A6        A8<br>
 
A5        A9<br>
 
A4        A11<br>
 
A3        !OE<br>
 
A2        A10<br>
 
A1        !CS<br>
 
A0        D7<br>
 
D0        D6<br>
 
D1        D5<br>
 
D2        D4<br>
 
Gnd      D3<br>
 
<br>
 
These would need to be edited to match formatting of the existing Wiki article.<br>
 
:Forgot to sign, and it seems I may have made some mistakes?  Pretty sure I got those off of the original datasheets, but maybe a typo snuck in.  Can someone please check these?  It doesn't make sense that a 512Kb device has more pins than a 1024.  I think that's what the article means by "breaking the pattern" since it's apparently 512K'''B''' which is 4096 K'''b'''.  Maybe I didn't make a mistake at all!
 
[[User:Alphamule|alphamule]] ([[User talk:Alphamule|talk]]) 13:42, 28 January 2015 (MST)
 
I found this site which has a nice explanation of the various differences on the bigger chips.  http://sblive.narod.ru/ZX-Spectrum/ZX-SEGA/ZX-SEGA.htm  Seems also that JEDEC has references.  Search for "3_07_05R12.pdf" and you'll find it pn page 3.7.5-11.  [[User:Alphamule|alphamule]] ([[User talk:Alphamule|talk]]) 13:52, 28 January 2015 (MST)
 

Latest revision as of 21:23, 21 September 2021

Nesdev is moving to nesdev.org!

This page is now at https://wiki.nesdev.org/w/index.php/Talk:6264_static_RAM